FAST ETHERNET PORTS GIGABIT ETHERNET PORTS 15 13 20a, 20b, ... 20x 30a, 30b, ... 30x EXTERNAL Devices **EPICS** GPICS 8 TABLES 8 9 50 52 CBP \$ NBP CMIC CPU 92 MW 2 20 EXTERNAL MEMORY 7

; ;





Fig.3






Fig.5

PROTOCOL CHANNEL MESSAGES

30	28	26	24	22	20	18	16	14	1	2	10		3	6	4	2	0
OPC		RESE		SRC	DEST I	PORT	CO	s J	S	E	CRC	Р	0			LEN	
ODE	IPX	RVED	CELL				l]								
62	60	58	56	54	52	50	48	46	4	4	42	40		38	36	34	32
L						MOI	DULE	D BIT	MAP								
30	28	26	24	22	20	18	16	14	1	2	10	8		6	4	2	0
R						Bc/	Mc PC	RTBI	TMAI	>				•		_	
													-				
62	60	58	56	54	52	50	48	46	44	_	42	40	\Box :	38	36	34	32
PF M				NEW IF	CHEC	CKSUN	•		M	M	T-MOD) ID	T	TG	ID	MOD	C C
[141	l													<u> </u>		OPCC)DE
30	28	26	24	22	20	18	16	14	12		10	8		6 1	A	1 0	
U	20	20		INTAG(16							6	4	2	0
<u> </u>		-		ITTAGE	JED F	ומוחכ	IWAF	Shu	run	1 14	UNIDE	.n (ı	JILU	.5)		_	
62	60	58	56	54	52	50	48	46	44	ıT	42	40	1 3	8	36	34	32
	VD	MATCH		54	<u> </u>	VLAN		70		+			ORT			MOTE F	
n3	V D.	FILTER				4 LAI	םו ו)F	io r	Oni	- 1	nen	NOIE P	וחסי
	i		L											1.			
30	28	26	24	22	20	18	16	14	12		10	8	1 (6	4	2	0
_ ••]	CPU OPCODES								. • 1			TAMP		_			
				<u> </u>													
62	60	58	56	54	52	50	48	46	44		42	40	3	8	36	34	32
R	~ ^ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~																


Fig.6


SIDE BAND CHANNEL MESSAGES

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE DEST PO DESTINA DEV ID		TINAT	T/ ION	SRC PORT		DATA LEN		Ε	EC ODE	CC	os c				
ADDRESS															
DATA															
<u> </u>															

Fig.7 PRIOR ART

LAYER SEVEN- APPLICATION	
LAYER SIX- PRESENTATION	
LAYER FIVE- SESSION	
LAYER FOUR- TRANSPORT	
LAYER THREE- NETWORK	
LAYER TWO- DATA LINK	
LAYER ONE- PHYSICAL	








Fig. 11

FC LC BC/MC Cpy_cnt (5b) Cell_length (7b) CRC (2b) NC_header (16b) Src Count (6) IPX IP Time_Stamp (14b) O bits (2b) P NextCellLen (2b) CpuOpcode (4b) Cell_data (0-98)		Cell_data (28-45) Bytes	
LINE 0 —	LINE 1 —	LINE 2	LINE 3




Fig.13




Fig.14






Fig.15








Fig.18





Fig.19






FIGURE 20




Figure 21

SFAP To SDRAM Scheduler Interface Timings




FIGURE 22

FIGURE 23

imes E imes F imes G imes H imes . SAU to SDRAM Scheduler Data Transfer Sau2SdramDataXXXXXXAXBXCXSdram2SauRd Sdram2SauLast

SDRAM Scheduler to SDU Data Transfer


	$B0 \times B1 \times C2 \times \times \times \times C0 \times C1 \times D0 \times D1 \times $			$0 \times B1 \times C2 \times \times \times \times C0 \times C1 \times D0 \times D1 \times $		
	\times		/	BO		
	×		_	4		
의 의	Sdram2SduAddr \times A1	Sdram2SduLd	Sdram2SduWr	Sdram2SduData X A1	Sdram2SduLast_	

FIGURE 24

FIGURE 25

SDRAM Controller Interface Timing





SDRAM Controller Data Write FIFO





FIGURE 26

FIGURE 27





Field	Left	Right	Bits
Src	310	306	5
CPUOpcode	305	302	4
BC/MC Bitmap	301	270	32
Cos	269	267	3
Р	266	266	1
FC (S)	265	265	1
LC (E)	264	264	1
CRC	263	262	2
Len (0 = 64)	261	256	6
0	255	254	2
BC/MC	253	253	1
Copy Count (0 = 32)	252	248	5
Untagged Bitmap	247	216	32
IP	215	215	1
IPX	214	214	1
Time Stamp	213	200	14
Cell Data Bytes 24-0	199	0	200
Total			311

FIGURE 28

Cell Size	SAU Words	SDRAM Words
0.0	1	2
0 1	1	3
1 0	2	4
1 1	2	5

Figure 29

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	Х
Next Slot ID	312	297	16	Х
Copy Count	296	292	5	Х
CPUOpcode	291	288	4	
Cell Size	287	286	. 2	
Р	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
0	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30




Figure 31




Figure 32




FIGURE 33







FIGURE 34

DOCUSELL OF THE







Flyure 38




Figure 39